0
Close

No products in the cart.

Mastering Embedded Autosar Diploma

Lec1 – Introduction to AUTOSAR Architecture: Software Design and its Types. What is AUTOSAR ? Why AUTOSAR ? AUTOSAR Slogan & Mission. AUTOSAR Consortium Partners. AUTOSAR Architecture Introduction … BSW Layer and its inner layers : – Services Layer – …

Overview

Lec1 – Introduction to AUTOSAR Architecture: Software Design and its Types. What is AUTOSAR ? Why AUTOSAR ? AUTOSAR Slogan & Mission. AUTOSAR Consortium Partners. AUTOSAR Architecture Introduction … BSW Layer and its inner layers : – Services Layer – ECU Abstraction Layer – MCAL BSW Stacks : – System Stack – Communication Stack – Memory Stack – I/O Stack – Cyber Security Stack RTE Layer. Important Concepts : – Driver – Interface – Handler – Manager – Module

Lec2 – Memory Stack (Part1):
Module Interface Types
Revision for Memory Types
Memory Stack Modules and Functionality for each
Memory Stack Interfaces between its Modules
– NVM
– MemIF
– Ea / Fee (Sector Switching)
– Eep / Fls Sequence Diagram for Memory Stack
Lec3 – Memory Stack (Part2): NVM Features
1- Data Integrity Check (Crc / Static ID)
2- Data Recovery (Restore default / Call Back)
3- Write Verification
4- Write Retries
5- Write Protection
6- Priority Management
Lec4 – Memory Stack (Part3) / Diagnostics (Part1): NVM Features 7
– Read All / Write All Diagnostics Introduction Diagnostics Concepts
– Sessions
– Security Access UDS Services
– Security Access
– Session Control Lec5 – Diagnostics (Part2): UDS Services
– ECU Reset
– Read Data By ID
– Write Data By ID
-P2 Server / P2* Lec6 – Diagnostics (Part3): DCM Transport Protocol
– Single Frame
– First Frame
– Conscutive Frame
– Flow Control Frame Det Lec7 – Diagnostics (Part4): Dem Concepts: – Operation Cycle – Event – DTC Dem Features – Save Errors at Non-Volatile Memory – Event Displacement – Aging Important Notes
Lec8 – Diagnostics (Part5):
UDS Services – Read DTC Info – By Status Mask – Read Freeze Frame Data – Clear DTC Info Debouncing its Algorithms – Timing Based – Counting Based Enable Conditions FIM Module
Lec9 – Comm Stack (Part1): Network / Communication Pdu / Signals Comm Stack Modules/Interfaces Sequence Diagram for Comm Stack
Lec10 – Comm Stack (Part2):
Com Features – Comm Mode – Transmission Modes (Direct / Periodic / Mixed) – Transfer Property (Triggered / Triggered On Change / Pending) – Comm Filter – Update Bit – Signal Grouping Lec11 – Comm Stack (Part3):
Com Features – Deadline Monitoring – Tx Confirmation – Rx Indication Pdu Group Signal Invalidation Lec12 – Comm Stack (Part4):
Comm Management States of Comm – Full Comm – No Comm – Silent Comm Start/Stop Comm and its sequence BswM / Rules EcuM Lec13 – Network Management:
NM Frames/MSGs Partial Networking NM Wakeup Sequence NM Shutdown Sequence Lec14 – WDG Stack:
WdgM WdgIF Ext.Wdg / Wdg Alive Supervision Deadline Supervision Logical Supervision Lec15 – DIO/PORT Drivers & Final Project: SWS DIO/PORT DIO/PORT Implementation Final Project

Curriculum

Instructor

♦Embedded Software Engineer at Valeo Egypt.

♦Embedded Software Intern at Siemens, Si-Vision, Goodix Egypt.

♦ Learn Plus Plus Academy for Embedded Systems Courses.

♦ Learn Plus Plus YouTube Channel.

Select your currency
USD United States (US) dollar